Liquid crystal display device and method for inspecting pixels thereof

ABSTRACT

According to an embodiment, a liquid crystal display apparatus includes a plurality of sense amplifiers for amplifying respective potential differences between a plurality of positive-polarity pixel drive voltages read out from a plurality of pixels of a row to be inspected to a plurality of first data lines and a plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to a plurality of second data lines, each of the pixels including a switch transistor for switching whether a positive-polarity pixel drive voltage applied to a pixel drive electrode is output to a corresponding first data line, and a switch transistor for switching whether a negative-polarity pixel drive voltage applied to the pixel drive electrode is supplied to a corresponding second data line.

CROSS REFERENCE TO RELATED APPLICATION

This application is a bypass continuation of International Application No. PCT/JP2019/023473 filed on Jun. 13, 2019, which is based upon and claims the benefit of priority from Japanese Patent Application No. 2018-142056, filed on Jul. 30, 2018, the entire contents of which are incorporated herein by reference.

BACKGROUND

The present invention relates to a liquid crystal display device, and a method of inspecting pixels thereof, and relates to a liquid crystal display device and a method of inspecting pixels thereof which are suitable for quickly executing inspection of pixels.

A liquid crystal display apparatus disclosed in Japanese Unexamined Patent Application Publication No. 2009-223289 includes a plurality of pixels arranged in a matrix form, a plurality of sets of data lines provided so as to correspond to respective columns of the plurality of pixels, a plurality of gate lines provided so as to correspond to respective rows of the plurality of pixels, a plurality of switches for supplying positive-polarity and negative-polarity video signals to the plurality of sets of data lines in order in a set unit, and driving means for driving the plurality of switches and the plurality of gate lines.

Incidentally, it is required for a liquid crystal display apparatus to inspect pixels for determining, for example, whether or not there are defects or deterioration in characteristics before shipping of products in order to improve reliability.

However, Japanese Unexamined Patent Application Publication No. 2009-223289 does not disclose a specific content regarding an inspection method of pixels. Therefore, in the liquid crystal display apparatus disclosed in Japanese Unexamined Patent Application Publication No. 2009-223289, for example, it is considered that a video signal (pixel drive voltage) written into a pixel to be inspected is read out using a path for writing video signals into pixels in a normal operation, and the pixel is inspected based on the video signal that has been read out. In this inspection method, however, there is a problem that the video signal written into the pixel to be inspected cannot be quickly read out due to an influence of a large wiring capacity added to a propagation path of the video signal, so that it is impossible to quickly execute inspection of pixels.

SUMMARY

A liquid crystal display device according to an aspect of the present embodiment comprises: a plurality of pixels; a plurality of first data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of second data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of first switch elements configured to switch whether or not to supply a positive-polarity video signal to each of the plurality of first data lines and switch whether or not to supply a negative-polarity video signal to each of the plurality of second data lines; and a plurality of sense amplifiers for amplifying potential differences between a plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines and a plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines and output resulting voltages as a plurality of detection signals, wherein each of the pixels comprises: a first sample and hold circuit for sampling and holding the positive-polarity video signal supplied to the corresponding first data line; a second sample and hold circuit for sampling and holding the negative-polarity video signal supplied to the corresponding second data line; a liquid crystal display element including a pixel drive electrode, a common electrode, and liquid crystal sealed therebetween; a selection unit for selectively applying the voltage of the positive-polarity video signal held by the first sample and hold circuit and the voltage of the negative-polarity video signal held by the second sample and hold circuit to the pixel drive electrode; a first switch transistor for switching whether the voltage applied from the first sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding first data line as the positive-polarity pixel drive voltage; and a second switch transistor for switching whether the voltage applied from the second sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding second data line as the negative-polarity pixel drive voltage.

A pixel inspection method for a liquid crystal display device according to an aspect of the present invention which comprises: a plurality of pixels; a plurality of first data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of second data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of first switch elements for switching whether or not to supply a positive-polarity video signal to each of the plurality of first data lines and switch whether or not to supply a negative-polarity video signal to each of the plurality of second data lines; and a plurality of sense amplifiers for amplifying potential differences between a plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines and a plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines and output resulting voltages as a plurality of detection signals, each of the pixels comprising: a first sample and hold circuit for sampling and holding the positive-polarity video signal supplied to the corresponding first data line; a second sample and hold circuit for sampling and holding the negative-polarity video signal supplied to the corresponding second data line; a liquid crystal display element including a pixel drive electrode, a common electrode, and liquid crystal sealed therebetween; a selection unit for selectively applying the voltage of the positive-polarity video signal held by the first sample and hold circuit and the voltage of the negative-polarity video signal held by the second sample and hold circuit to the pixel drive electrode; a first switch transistor for switching whether the voltage applied from the first sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding first data line as the positive-polarity pixel drive voltage; and a second switch transistor for switching whether the voltage applied from the second sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding second data line as the negative-polarity pixel drive voltage, the method comprising: turning on the plurality of first switch elements in a state where the first and second switch transistors provided in each of the pixels are turned off, thereby supplying the positive-polarity video signal to each of the plurality of first data lines and supplying the negative-polarity video signal to each of the plurality of second data lines; writing the positive-polarity video signal from the plurality of respective first data lines to the plurality of pixels of the row to be inspected and writing the negative-polarity video signal from the plurality of respective second data lines to the plurality of pixels of the row to be inspected; turning on the first switch transistor provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off, thereby reading out the plurality of positive-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective first data lines; turning on the second switch transistor provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off, thereby reading out the plurality of negative-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective second data lines; amplifying the respective potential differences between the plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective first data lines and the plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines using the plurality of sense amplifiers, and outputting resulting voltages as a plurality of detection signals; and detecting whether there is a failure in the plurality of pixels of the row to be inspected based on the plurality of detection signals output from the plurality of respective sense amplifiers.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a diagram showing a configuration example of a liquid crystal display apparatus in a conceptual stage before arriving at an embodiment;

FIG. 2 is a diagram showing a horizontal driver 16 and an analog switch unit 17 provided in the liquid crystal display apparatus shown in FIG. 1 in more detail;

FIG. 3 is a diagram showing a specific configuration example of a pixel provided in the liquid crystal display apparatus shown in FIG. 1;

FIG. 4 is a timing chart for explaining a method of driving pixels by the liquid crystal display apparatus shown in FIG. 1;

FIG. 5 is a diagram for illustrating a voltage level from black to white of each of a positive-polarity video signal and a negative-polarity video signal written into a pixel;

FIG. 6 is a timing chart showing an operation of the liquid crystal display apparatus shown in FIG. 1 in an image display mode;

FIG. 7 is a diagram showing a configuration example of the liquid crystal display apparatus according to a first embodiment;

FIG. 8 is a diagram showing a specific configuration example of pixels and circuits provided near these pixels provided in the liquid crystal display apparatus shown in FIG. 7;

FIG. 9 is a diagram showing a switch unit 18, a sense amplifier unit 19, and a latch unit 20 provided in the liquid crystal display apparatus shown in FIG. 7 in more detail;

FIG. 10 is a diagram showing a specific configuration example of a sense amplifier SA_i provided in the liquid crystal display apparatus shown in FIG. 7;

FIG. 11 is a diagram showing a specific configuration example of a shift register circuit 21 provided in the liquid crystal display apparatus shown in FIG. 7; and

FIG. 12 is a timing chart showing an operation of the liquid crystal display apparatus shown in FIG. 7 in a pixel inspection mode.

DETAILED DESCRIPTION

<Study in Advance by Inventors>

Prior to giving a description of a liquid crystal display apparatus according to a first embodiment, contents studied in advance by the inventors will be described.

(Configuration of Liquid Crystal Display Apparatus 50 in Conceptual Stage)

FIG. 1 is a diagram showing a configuration example of an active matrix type liquid crystal display apparatus 50 in a conceptual stage. As shown in FIG. 1, the liquid crystal display apparatus 50 includes an image display unit 51, a timing generator 13, a polarity changeover control circuit 14, a vertical shift register and level shifter 15, a horizontal driver 16, an analog switch unit 17, and AND circuits ADA1 to ADAn and ADB1 to ADBn. The horizontal driver 16, which composes a data line drive circuit together with the analog switch unit 17, includes a shift register circuit 161, a 1-line latch circuit 162, a comparator unit 163, and a gradation counter 164. Note that FIG. 1 also shows a ramp signal generator 2 connected to the liquid crystal display apparatus 50 in a normal operation.

FIG. 2 is a diagram showing the horizontal driver 16 and the analog switch unit 17 provided in the liquid crystal display apparatus 50 in more detail. The comparator unit 163 includes m (m is an integer equal to or larger than 2) comparators 163_1 to 163_m that correspond to pixels 52 of m columns. The analog switch unit 17 includes m sets of switch elements SW1+, SW1− to SWm+, and SWm− that correspond to pixels 52 of m columns.

In a pixel arrangement region of the image display unit 51, row scan lines G1 to Gn of n (n is an integer equal to or larger than 2) rows and switch selection lines for reading TG1 to TGn of n rows extending in a horizontal direction (an X-axis direction), and a set of data lines D1+, D1− to Dm+, and Dm− of m columns extending in a vertical direction (a Y-axis direction) are wired. Further, in the pixel arrangement region of the image display unit 51, gate control signal lines S+ and S−, and a gate control signal line B are wired.

The image display unit 51 includes a plurality of pixels 52 that are regularly arranged. Here, the plurality of pixels 52 are arranged in a two-dimensional matrix form at a total of n×m intersection parts in which the row scan lines G1 to Gn of n rows extending in the horizontal direction (the X-axis direction) intersect with the m sets of data lines D1+, D1− to Dm+, and Dm− extending in the vertical direction (the Y-axis direction).

A row scan line Gj (j is any integer from 1 to n) and a switch selection line for reading TGj are connected in common to each of m pixels 52 arranged in the j-th row. Further, the data lines Di+ and Di− (i is any integer from 1 to m) are connected in common to each of n pixels 52 arranged in the i-th column. Further, each of the gate control signal lines S+ and S− and the gate control signal line B is connected in common to all the pixels 52. Alternatively, each of the gate control signal lines S+ and S− and the gate control signal line B may be provided separately for each row.

The polarity changeover control circuit 14 outputs, based on a timing signal generated by the timing generator 13, a gate control signal for the positive polarity (hereinafter this signal is referred to as a gate control signal S+) to the gate control signal line S+, outputs a gate control signal for the negative polarity (hereinafter this signal is referred to as a gate control signal S−) to the gate control signal line S−, and further outputs a gate control signal (hereinafter this signal is referred to as a gate control signal B) to the gate control signal line B.

The vertical shift register and level shifter 15 outputs scan pulses of n rows from a first row to an n-th row one row at a time in series in a cycle of one horizontal scan period HST. The AND circuits ADA1 to ADAn respectively control, based on a mode switch signal MD externally supplied, whether or not to output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. The AND circuits ADB1 to ADBn respectively control, based on the mode switch signal MD externally supplied, whether or not to output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1 to TGn.

For example, in a case of an operation in which a video signal is written into the pixel 52 (image writing operation), an H level mode switch signal MD is externally supplied. In this case, the AND circuits ADA1 to ADAn respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. On the other hand, the AND circuits ADB1 to ADBn do not respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1 to TGn. Therefore, each of the switch selection lines for reading TG1 to TGn is fixed to the L level.

On the other hand, when the video signal written into the pixel 52 is read out (image reading operation), an L level mode switch signal MD is externally supplied. In this case, the AND circuits ADB1 to ADBn respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1 to TGn. On the other hand, the AND circuits ADA1 to ADAn do not respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. Therefore, each of the row scan lines G1 to Gn is fixed to the L level.

(Specific Configuration Example of Pixel 52)

FIG. 3 is a diagram showing a specific configuration example of the pixel 52. In this example, the pixel 52 provided in the j-th row and the i-th column out of pixels 52 of n rows×m columns will be described.

As shown in FIG. 3, the pixel 52 includes N channel MOS transistors (hereinafter they are simply referred to as transistors) Trl1, Tr2, Tr5, Tr6, and Tr9 and P channel MOS transistors (hereinafter they are simply referred to as transistors) Tr3, Tr4, Tr7, and Tr8.

The transistor Tr1 and a holding capacitor Cs1 compose a sample and hold circuit configured to sample and hold a positive-polarity video signal supplied via the data line Di+. Specifically, in the transistor Tr1, the source is connected to one data line Di+ of the data line pair, the drain is connected to the gate of the transistor Tr3, and the gate is connected to the row scan line Gj. The holding capacitor Cs1 is provided between the gate of the transistor Tr3 and a ground voltage terminal Vss.

The transistor Tr2 and a holding capacitor Cs2 compose a sample and hold circuit configured to sample and hold the negative-polarity video signal supplied via the data line Di−. Specifically, in the transistor Tr2, the source is connected to the other data line Di− of the data line pair, the drain is connected to the gate of the transistor Tr4, and the gate is connected to the row scan line Gj. The holding capacitor Cs2 is provided between the gate of the transistor Tr3 and the ground voltage terminal Vss. Note that the holding capacitors Cs1 and Cs2 are provided independently of each other and respectively hold positive-polarity and negative-polarity video signals in parallel.

The transistors Tr3 and Tr7 compose a source follower buffer (buffer for impedance conversion) that outputs a voltage held in the holding capacitor Cs1. Specifically, in the transistor Tr3 of the source follower, the drain is connected to the ground voltage line Vss, and the source is connected to a node Na. In the transistor Tr7 used as a constant current load in which bias control is possible, the source is connected to a power supply voltage line Vdd, the drain is connected to the node Na, and the gate is connected to the gate control signal line B.

The transistors Tr4 and Tr8 compose a source follower buffer that outputs the voltage held in the holding capacitor Cs2. Specifically, in the transistor Tr4 of the source follower, the drain is connected to the ground voltage line Vss, and the source is connected to a node Nb. In the transistor Tr8 used as a constant current load in which bias control is possible, the source is connected to the power supply voltage line Vdd, the drain is connected to the node Nb, and the gate is connected to the gate control signal line B.

The transistors Tr5 and Tr6 compose a polarity changeover switch. Specifically, in the transistor Tr5, the source is connected to the node Na, the drain is connected to a pixel drive electrode PE, and the gate is connected to one gate control signal line S+ of a pair of gate control signal lines. In the transistor Tr6, the source is connected to the node Nb, the drain is connected to the pixel drive electrode PE, and the gate is connected to the other gate control signal line S− of the pair of gate control signal lines.

A liquid crystal display element LC includes a pixel drive electrode (reflecting electrode) PE having light reflectivity, a common electrode CE having light transmissivity, the common electrode CE being disposed apart from the pixel drive electrode so as to face the pixel drive electrode, and liquid crystal LCM filled and sealed in a spatial area between them. A common voltage Vcom is applied to the common electrode CE. The transistor Tr9 is provided between the pixel drive electrode PE and the data line Di+, and is switched to be on or off by the switch selection line for reading TGj.

Video signals which are sampled by the analog switch unit 17 and have polarities different from each other are supplied to the data line pair Di+ and Di−. When the scan pulse output from the vertical shift register and level shifter 15 is supplied to the row scan line Gj, the transistors Tr1 and Tr2 are concurrently turned on. Accordingly, the voltages of the positive-polarity and negative-polarity video signals are respectively accumulated and held in the holding capacitors Cs1 and Cs2.

Note that the input resistance of the source follower buffer on each of the positive side and the negative side is almost infinite. Therefore, the charge accumulated in each of the holding capacitors Cs1 and Cs2 is not leaked and held until a new video signal is written after one vertical scan period is passed.

The transistors Tr5 and Tr6 that compose the polarity changeover switch (selection unit) complementarily switch ON/OFF in accordance with the gate control signals S+ and S−, thereby alternately selecting the output voltage of the positive-side source follower buffer (the voltage of the positive-polarity video signal) and the output voltage of the negative-side source follower buffer (the voltage of the negative-polarity video signal) and outputting the selected voltage to the pixel drive electrode PE. Accordingly, the voltage of the video signal whose polarity is periodically inverted is applied to the pixel drive electrode PE. In this way, in this liquid crystal display apparatus, the pixels themselves have a polarity inversion function. Therefore, by switching the polarity of the voltage of the video signal supplied to the pixel drive electrode PE at a high speed in each pixel, it is possible to perform AC drive at a high frequency regardless of the vertical scan frequency.

(Description of AC Drive Method of Pixel 52)

FIG. 4 is a timing chart for describing an AC drive method of the pixel 52 by the liquid crystal display apparatus 50. In this example, the AC drive method of the pixel 52 provided in the j-th row and the i-th column out of the pixels 52 of n rows×m columns will be described.

Note that in FIG. 4, VST indicates a vertical synchronization signal, which is a reference for vertical scan of a video signal. B indicates a gate control signal to be supplied to each of the gates of the transistors Tr7 and Tr8 used as a constant current load of the source follower buffers of two types. S+ indicates a gate control signal to be supplied to the gate of the positive-side transistor Tr5 provided in the polarity changeover switch. S− indicates a gate control signal to be supplied to the gate of the negative-side transistor Tr6 provided in the polarity changeover switch. VPE indicates a voltage to be applied to the pixel drive electrode PE. Vcom indicates a voltage to be applied to the common electrode CE. VLC indicates an AC voltage to be applied to the liquid crystal LCM.

Further, FIG. 5 is a diagram for illustrating the voltage level from black to white of each of the positive-polarity video signal and the negative-polarity video signal written into the pixel 52. In the example of FIG. 5, the positive-polarity video signal indicates the black level when the voltage level is a minimum and indicates the white level when the voltage level is a maximum. On the other hand, the negative-polarity video signal indicates the white level when the voltage level is a minimum and indicates the black level when the voltage level is a maximum. Alternatively, the positive-polarity video signal may indicate the white level when the voltage level is a minimum and indicate the black level when the voltage level is a maximum. Further, the negative-polarity video signal may indicate the black level when the voltage level is a minimum and indicate the white level when the voltage level is a maximum. Note that the one-dotted chain line shown in FIG. 5 indicates the inversion center of the positive-polarity video signal and the negative-polarity video signal.

In the pixel 52, the transistor Tr9 maintains an off-state since the switch selection line for reading TGj is fixed to the L level. On the other hand, the transistors Tr1 and Tr2 are temporarily turned on when the scan pulse is supplied to the row scan line Gj. As a result, the voltages of the positive-polarity and negative-polarity video signals are accumulated and held in the holding capacitors Cs1 and Cs2, respectively.

As shown in FIG. 4, the positive-side transistor Tr5 is turned on in a period in which the gate control signal S+ indicates the H level. At this time, the gate control signal B is set to the L level, which causes the transistor Tr7 to be turned on, so that the positive-side source follower buffer becomes active. Accordingly, the pixel drive electrode PE is charged to the voltage level of the positive-polarity video signal. Note that the transistor Tr8 is turned on by setting the gate control signal B to the L level, so that the negative-side source follower buffer also becomes active. However, since the negative-side transistor Tr6 has been turned off, the pixel drive electrode PE is not charged to the voltage level of the negative-polarity video signal. At a timing when the pixel drive electrode PE is fully charged, the gate control signal B is switched from the L level to the H level, and the gate control signal S+ is switched from the H level to the L level. As a result, the pixel drive electrode PE falls into a floating state, so that a positive-polarity drive voltage is held in a liquid crystal capacitor.

On the other hand, the negative-side transistor Tr6 is turned on in a period in which the gate control signal S− indicates the H level. At this time, the gate control signal B is set to the L level, which causes the negative-side transistor Tr8 to be turned on, so that the negative-side source follower buffer becomes active. Accordingly, the pixel drive electrode PE is charged to the voltage level of the negative-polarity video signal. Note that the transistor Tr7 is turned on by setting the gate control signal B to the L level, so that the positive-side source follower buffer also becomes active. However, since the positive-side transistor Tr5 has been turned off, the pixel drive electrode PE is not charged to the voltage level of the positive-polarity video signal. At a timing when the pixel drive electrode PE is fully charged, the gate control signal B is switched from the L level to the H level, and the gate control signal S− is switched from the H level to the L level. As a result, the pixel drive electrode PE falls into a floating state, so that a negative-polarity drive voltage is held in the liquid crystal capacitor.

By alternately repeating the aforementioned operations on the positive side and the negative side, the drive voltage VPE, which is made to be AC by using the voltage of the positive-polarity video signal and the voltage of the negative-polarity video signal, is applied to the pixel drive electrode PE.

Note that the charge held in the holding capacitors Cs1 and Cs2 is not directly transmitted to the pixel drive electrode PE, but transmitted to the pixel drive electrode PE via the source follower buffer, so that even when charging and discharging of the voltages of the positive-polarity and negative-polarity video signals are repeatedly performed in the pixel drive electrode PE, pixel drive in which the voltage level does not attenuate can be performed without neutralizing the charge.

Further, as shown in FIG. 4, the voltage level of the voltage Vcom applied to the common electrode CE is switched to the level opposite to the applied voltage VPE in synchronization with the switching of the voltage level of the voltage VPE applied to the pixel drive electrode PE. Note that the voltage Vcom applied to the common electrode CE uses, as an inversion reference, a voltage which is approximately equal to an inversion reference voltage of the voltage VPE applied to the pixel drive electrode PE.

Here, since a substantial AC voltage VLC applied to the liquid crystal LCM is a differential voltage between the voltage VPE applied to the pixel drive electrode PE and the voltage Vcom applied to the common electrode CE, an AC voltage VLC that does not include DC components is applied to the liquid crystal LCM. In this way, by switching the voltage Vcom applied to the common electrode CE in a reverse phase with respect to the voltage VPE applied to the pixel drive electrode PE, the amplitude of the voltage to be applied to the pixel drive electrode PE can be made small, whereby it is possible to reduce the breakdown voltage and power consumption of the transistors that compose a circuit part of the pixel.

Note that even if the current that constantly flows through the source follower buffer per pixel is a small current of 1 μA, the current that constantly flows through all the pixels of the liquid crystal display apparatus may be too large to ignore. In a liquid crystal display apparatus having two million pixels for the full high vision, for example, the consumed current may reach 2 A. Therefore, in the pixels 52, the transistors Tr7 and Tr8 used as a constant current load are not always set to the ON state. Instead, the transistors Tr7 and Tr8 are set to the ON state only in a limited period within the period when the positive-side and negative-side transistors Tr5 and Tr6 are in the ON state. Accordingly, in the case when one source follower buffer is operated, the operation of the other source follower buffer can be stopped, so that it is possible to suppress increase of the consumed current.

The AC drive frequency of the liquid crystal display element LC does not depend on the vertical scan frequency and can be set freely by adjusting an inversion control period of the pixel itself. For example, the vertical scan frequency is assumed to be 60 Hz, which is used for a typical TV video signal, and the number of vertical period scan lines n for the full high vision is 1125 lines. It is further assumed that the polarity changeover in each pixel is performed in a cycle of about 15 lines. In other words, it is assumed that the number of lines r for each cycle of the polarity changeover in each pixel is set to 30 lines. In this case, the AC drive frequency of the liquid crystal becomes 60 Hz×1125/(15×2)=2.25 kHz. In other words, the liquid crystal display apparatus 50 is able to dramatically increase the AC drive frequency of the liquid crystal.

Accordingly, it is possible to dramatically improve reliability, safety, and display quality of the video images displayed on a liquid crystal screen which are poor in the case in which the AC drive frequency of the liquid crystal is low.

Next, an operation of the liquid crystal display apparatus 50 in each operation mode will be described.

(Operation of Liquid Crystal Display Apparatus 50 in Image Display Mode)

First, an operation of the liquid crystal display apparatus 50 in an image display mode will be described with reference to FIG. 6. FIG. 6 is a timing chart showing the operation of the liquid crystal display apparatus 50 in the image display mode.

As shown in FIG. 6, when a pulse signal of a horizontal synchronization signal HST is supplied, the shift register circuit 161 sequentially takes in video signals having an N (N is an integer equal to or larger than 2)-bit width for m columns in synchronization with a clock signal HCK. The 1-line latch circuit 162 concurrently outputs the video signals for m columns taken by the shift register circuit 161 at a timing when the trigger signal REG_S temporarily becomes active.

The gradation counter 164 counts the number of times of rising of a clock signal CNT_CK, and outputs a gradation signal Cout of the gradation level corresponding to the count value. Here, the gradation counter 164 outputs the gradation signal Cout of the minimum level when one horizontal scan period is started (when the horizontal synchronization signal HST is raised), increases the gradation level of the gradation signal Cout in accordance with the increase in the count value, and outputs the gradation signal Cout at the maximum level when one horizontal scan period is ended (just before the next rising of the horizontal synchronization signal HST). Note that the count value by the gradation counter 164 is initialized to “0”, for example, when the reset signal CNT_R becomes active in accordance with the rising of the horizontal synchronization signal HST.

The comparators 163_1 to 163_m of m columns provided in the comparator unit 163 are operated in synchronization with a clock signal CMP_CK, and make coincidence signals P1 to Pm active (e.g., the L level) at a timing when the gradation signal Cout output from the gradation counter 164 coincides with each of the video signals (line data) of m columns concurrently output from the 1-line latch circuit 162.

The positive-side switch elements SW1+ to SWm+ out of the m sets of switch elements SW1+, SW1− to SWm+, and SWm− provided in the analog switch unit 17 are respectively provided between the data lines D1+ to Dm+ and a common wiring Dcom+. Further, the negative-side switch elements SW1− to SWm− are respectively provided between the data lines D1− to Dm− and a common wiring Dcom−. The m sets of switch elements SW1+, SW1− to SWm+, and SWm− switch ON and OFF by the coincidence signals P1 to Pm from the comparators 163_1 to 163_m.

Note that a reference ramp voltage Ref_R+, which is a ramp signal for the positive polarity output from the ramp signal generator 2, is supplied to the common wiring Dcom+. Further, a reference ramp voltage Ref_R−, which is a ramp signal for the negative polarity output from the ramp signal generator 2, is supplied to the common wiring Dcom−.

The reference ramp voltage RefP_R+ is a sweeping signal whose video image level changes from the black level to the white level from the start to the end of each horizontal scan period. The reference ramp voltage Ref_R− is a sweeping signal whose video image level changes from the white level to the black level from the start to the end of each horizontal scan period. Therefore, the reference ramp voltage Ref_R+ with respect to the common voltage Vcom and the reference ramp voltage Ref_R− with respect to the common voltage Vcom are in inverted relationship with each other.

Switch elements SW1+, SW1− to SWm+, and SWm− are concurrently turned on since a start signal SW_Start becomes active (e.g., the H level) at the time when the horizontal scan period is started. After that, the switch elements SW1+, SW1− to SWm+, and SWm− are switched from ON to OFF since the coincidence signals P1 to Pm respectively output from the comparators 163_1 to 163_m become active (e.g., the L level). Note that at the time when the horizontal scan period is ended, the start signal SW_Start becomes inactive (e.g., the L level).

In the example shown in FIG. 6, a waveform indicating a timing of switching ON and OFF of the switch elements SWq+ and SWq− (q is any integer from 1 to m) provided so as to correspond to a pixel column into which a video signal of a gradation level k is written is indicated as a waveform SPk. Referring to FIG. 6, after the above switch elements SWq+ and SWq− are turned on since the start signal SW_Start is raised, the switch elements SWq+ and SWq− are switched from ON to OFF when the coincidence signal Pq becomes active. Here, the switch elements SWq+ and SWq− sample the reference ramp voltages Ref_R+ and Ref_R− (voltages P and Q in FIG. 6) at the timing when they are switched from ON to OFF. These sampled voltages P and Q are supplied to the data lines Dq+ and Dq−. In other words, analog voltages P and Q, which are the results of DA conversion of the video signal of the gradation level k, are respectively supplied to the data lines Dq+ and Dq−.

Note that in the image display mode, an H level mode switch signal MD is externally supplied. Therefore, scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time are respectively supplied to the row scan lines G1 to Gn. Accordingly, for example, the transistors Tr1 and Tr2 provided in each of the pixels 52 in the j-th row are temporarily turned on upon supply of the scan pulse to the row scan line Gj. As a result, in the holding capacitors Cs1 and Cs2 provided in each of the pixels 52 in the j-th row, the voltages of the corresponding positive-polarity and negative-polarity video signals are accumulated and held. On the other hand, the transistor Tr9 provided in each of the pixels 52 maintains the off-state. The following AC drive method of each of the pixels 52 has already been described above.

As described above, while the switch elements SW1+, SW1− to SWm+, and SWm− are concurrently turned on at the time when each horizontal scan period is started, each of them is turned off at an arbitrary timing in accordance with the gradation level of the image to be displayed on the corresponding pixel 52. In other words, all the switch elements SW1+, SW1− to SWm+, and SWm− may be concurrently turned off or they may be turned off at timings different from one another. The order in which they are turned off is not fixed.

As described above, the liquid crystal display apparatus 50 DA-converts the video signal using a ramp signal and then writes the obtained signal into the pixel 52, whereby it is possible to improve linearity of images.

(Operation of Liquid Crystal Display Apparatus 50 in Pixel Inspection Mode)

Next, an operation of the liquid crystal display apparatus 50 in the pixel inspection mode will be described. Note that an inspection apparatus is provided in place of the ramp signal generator 2 in the pixel inspection mode.

In the pixel inspection mode, first, the video signal for inspection is written from m pixels 52 in the first row to m pixels 52 of the n-th row one row at a time in series. The operation in this case is basically similar to that in the pixel display mode. After that, the video signal (pixel drive voltage VPE) written in the pixel 52 which is an inspection target is read out.

In the pixel reading operation, the mode switch signal MD to be externally supplied is switched from the H level to the L level. Therefore, the scan pulse in the j-th row to be inspected out of the scan pulses of n rows to be sequentially output from the vertical shift register and level shifter 15 is supplied to the switch selection line for reading TGj. Accordingly, the transistor Tr9 provided in each of the pixels 52 in the j-th row to be inspected is temporarily turned on upon supply of the scan pulse to the switch selection line for reading TGj. On the other hand, the transistors Tr1 and Tr2 provided in each of the pixels 52 maintain the off-state.

For example, in the pixel 52 provided in the j-th row and the i-th column, the transistor Tr9 is turned on, whereby the pixel drive electrode PE and the data line Di+ are made conductive, so that the voltage of the pixel drive electrode PE is read out to the data line Di+. At this time, the transistors Tr7 and Tr8 are made active and any one of the transistors Tr5 and Tr6 is turned on, whereby the pixel drive electrode PE falls into a state where it is driven by the source follower buffer composed of the transistors Tr3 and Tr7 or the transistors Tr4 and Tr8. Accordingly, the drive voltage VPE applied to the pixel drive electrode PE by the source follower buffer is read out to the data line Di+.

The m pixel drive voltages VPE which are read out from the m pixels 52 in the j-th row to be inspected to the data lines D1+ to Dm+ sequentially turn on the m sets of SW1+, SW1− to SWm+, and SWm− provided in the analog switch unit 17, whereby they are sequentially supplied to the common wiring Dcom+. Based on the m pixel drive voltages VPE sequentially supplied via the common wiring Dcom+, the inspection apparatus (not shown) provided in place of the ramp signal generator 2 detects whether or not there is a failure (pixel defects and deterioration in characteristics) in the m pixels 52 in the j-th row. The above inspection is performed in series one row at a time from the m pixels 52 in the first row to the m pixels 52 in the n-th row.

Here, in the pixel 52 to be inspected, the voltage VPE of the pixel drive electrode PE driven by the source follower buffer having a low output impedance is directly read out, whereby it is possible to accurately and easily detect defects or deterioration in characteristics of the pixel 52 to be inspected.

However, the pixel drive voltage VPE read out from the pixel 52 to be inspected is output to an external inspection apparatus via the data line Di+, the switch element SWi+, and the common wiring Dcom+. Therefore, the source follower buffer of the pixel 52 to be inspected needs to drive a wiring having a large load capacity and a large resistance.

Specifically, the wiring capacity of the pixels 52 of n rows is added to the data line Di+. In the case of Full High Definition (FHD), for example, the wiring capacity of 1080 pixels (e.g., 1 pF) is added to the data line Di+. Further, the wiring capacity of 5 pF is, for example, added to the common wiring Dcom+. Therefore, the source follower buffer of the pixel 52 to be inspected needs to perform charging of a load capacity as high as 6 pF in total over a long period of time in order to stabilize the pixel drive voltage VPE to a level substantially equal to the level of the voltage held in one of the holding capacitors Cs1 and Cs2. Further, in the pixel inspection mode, the pixel drive voltages VPE of all the respective pixels 52 are read out in serial, which causes the inspection time by the inspection apparatus to become extremely long. In other words, in the liquid crystal display apparatus 50, there is a problem that the inspection of the pixels 52 by the inspection apparatus cannot be quickly executed. A prolonged inspection time causes an increase in the cost for the inspection.

Note that if the pixels 52 to be inspected are inspected without waiting for the pixel drive voltage VPE to stabilize in order to reduce the inspection time, the inspection apparatus cannot accurately detect defects and the deterioration in characteristics of the pixels 52 to be inspected. In this case, for example, the pixel defects cannot be specified unless the entire image is displayed on the image display unit 51. Therefore, the number of steps required for the assembly of liquid crystal and projection evaluation increases, which causes the cost to increase.

Therefore, a liquid crystal display apparatus and an inspection method thereof according to a first embodiment capable of executing inspection of pixels quickly have been found.

First Embodiment

FIG. 7 is a block diagram showing a liquid crystal display apparatus 1 according to a first embodiment. As compared with the liquid crystal display apparatus 50, the liquid crystal display apparatus 1 further includes a path for reading out the video signal from the pixel 12 besides a path for writing the video signal into the pixel 12.

Specifically, as compared with the liquid crystal display apparatus 50, the liquid crystal display apparatus 1 includes an image display unit 11 in place of the image display unit 51, and further includes AND circuits ADC1 to ADCn, a switch unit 18, a sense amplifier unit 19, a latch unit 20, and a shift register circuit 21. Note that FIG. 7 also shows a ramp signal generator 2 connected to the liquid crystal display apparatus 1 in the normal operation.

Row scan lines G1 to Gn of n rows (n is an integer equal or larger than 2) extending in the horizontal direction (X-axis direction), switch selection lines for reading TG1+ to TGn+ of n rows, and switch selection lines for reading TG1− to TGn− of n rows are wired in the pixel arrangement region of the image display unit 11. Further, a set of data lines D1+, D1− to Dm+, and Dm− of m columns extending in the vertical direction (Y-axis direction) are wired in the pixel arrangement region of the image display unit 11. Further, gate control signal lines S+, S− and a gate control signal line B are wired in the pixel arrangement region of the image display unit 11.

The image display unit 11 includes a plurality of pixels 12 that are regularly arranged. Here, the plurality of pixels 12 are arranged in a two-dimensional matrix form at a total nxm intersection parts in which the row scan lines G1 to Gn of n rows extending in the horizontal direction (the X-axis direction) intersect with the m sets of data lines D1+, D1− to Dm+, and Dm− extending in the vertical direction (the Y-axis direction).

The row scan line Gj and the switch selection lines for reading TGj+, TGj− are connected in common to each of the m pixels 12 arranged in the j-th row. Further, the data lines Di+ and Di− are connected in common to each of the n pixels 12 arranged in the i-th column. Further, both the gate control signal lines S+ and S− and the gate control signal line B are connected in common to all the pixels 12. Alternatively, each of the gate control signal lines S+ and S− and the gate control signal line B may be provided separately for each row.

(Specific Configuration Example of Pixel 12)

FIG. 8 is a diagram showing a specific configuration example of the pixel 12. Note that the pixel 12 in the j-th row and the i-th column out of the pixels 12 of n rows×m columns is shown in the example shown in FIG. 8.

Referring to FIG. 8, as compared with the pixel 52, each pixel 12 further includes an N channel MOS transistor (switch transistors; hereinafter merely referred to as transistor) Tr10. In the pixel 12 in the j-th row and the i-th column, a transistor (switch transistor) Tr9 is provided between the pixel drive electrode PE and the data line Di+, and switches ON/OFF by the switch selection line TGj+ for reading. A transistor Tr10 is provided between the pixel drive electrode PE and the data line Di−, and switches ON/OFF by the switch selection line TGj− for reading. Since the other configurations of each of the pixels 12 are similar to those of the pixel 52, the descriptions thereof will be omitted.

The polarity changeover control circuit 14 outputs, based on a timing signal generated by the timing generator 13, a gate control signal for the positive polarity (gate control signal S+) to the gate control signal line S+, outputs a gate control signal for the negative polarity (gate control signal S−) to the gate control signal line S−, and further outputs a gate control signal (gate control signal B) to the gate control signal line B.

The vertical shift register and level shifter 15 outputs scan pulses of n rows from the first row to the n-th row, one row at a time in series in a cycle of one horizontal scan period HST. The AND circuits ADA1 to ADAn respectively control, based on the mode switch signal MD externally supplied, whether or not to output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. Further, the AND circuits ADB1 to ADBn respectively control, based on the mode switch signals MD and TMD externally supplied, whether or not to output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1+ to TGn+. Further, the AND circuits ADC1 to ADCn respectively control, based on the mode switch signals MD and TMD externally supplied, whether or not to output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1− to TGn−.

For example, in the case of an operation in which the video signal is written into the pixel 12 (image writing operation), the H level mode switch signal MD is externally supplied. In this case, the AND circuits ADA1 to ADAn respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. Note that at this time, the AND circuits ADB1 to ADBn do not respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1+ to TGn+. Therefore, the switch selection lines for reading TG1+ to TGn+ are all fixed to the L level. Similarly, the AND circuits ADC1 to ADCn do not output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1− to TGn−. Therefore, the switch selection lines for reading TG1− to TGn− are all fixed to the L level.

On the other hand, in an operation in which the video signal written in the pixel 12 is read out (image reading operation), an L level mode switch signal MD is externally supplied. In this case, when an H level mode switch signal TMD is externally supplied, the AND circuits ADB1 to ADBn respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1+ to TGn−. On the other hand, when an L level mode switch signal TMD is externally supplied, the AND circuits ADC1 to ADCn output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the switch selection lines for reading TG1− to TGn−. Note that at this time, the AND circuits ADA1 to ADAn do not respectively output the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time to the row scan lines G1 to Gn. Therefore, each of the row scan lines G1 to Gn is fixed to the L level.

The switch unit 18 switches whether m pixel drive voltages VPE which are read out from m pixels 12 of a row to be inspected to the m data lines D1+ to Dm+ respectively are output to nodes Nd1_1 to Nd1_m. Further, the switch unit 18 switches whether m pixel drive voltages VPE which are read out from m pixels 12 of a row to be inspected to m data lines D1− to Dm− respectively are output to nodes Nd2_1 to Nd2_m. Further, the switch unit 18 switches whether or not to output a predetermined voltage of a voltage supply line mid (predetermined voltage mid) to the m sets of data lines D1+, D1− to Dm+, and Dm−.

The sense amplifier unit 19 amplifies the respective potential differences between the voltages output from the m data lines D1+ to Dm+ to the nodes Nd1_1 to Nd1_m via the switch unit 18 and the voltages output from the m data lines D1− to Dm− to the nodes Nd2_1 to Nd2_m via the switch unit 18, and outputs amplification signals e_1 to e_m. The latch unit 20 latches the amplification signals e_1 to e_m output from the sense amplifier unit 19 and concurrently outputs the resulting signals.

FIG. 9 is a diagram showing the switch unit 18, the sense amplifier unit 19, and the latch unit 20 provided in the liquid crystal display apparatus 1 in more detail. The switch unit 18 includes m switch elements SW2_1 to SW2_m, m switch elements SW3_1 to SW3_m, m switch elements SW7_1 to SW7_m, and m switch elements SW8_1 to SW8_m. The sense amplifier unit 19 includes m sense amplifiers SA_1 to SA_m. The latch unit 20 includes m switch elements SW4_1 to SW4_m.

In the switch unit 18, the switch elements SW2_1 to SW2_m are respectively provided between the data lines D1+ to Dm+ and the nodes Nd1_1 to Nd1_m, and switch ON and OFF thereof by a switch signal KSW. The switch elements SW3_1 to SW3_m are respectively provided between the nodes Nd1_1 to Nd1_m and the voltage supply line mid, and switch ON and OFF thereof by a switch signal nut. Further, the switch elements SW7_1 to SW7_m are respectively provided between the data lines D1− to Dm− and the nodes Nd2_1 to Nd2_m, and switch ON and OFF thereof by the switch signal KSW. The switch elements SW8_1 to SW8_m are respectively provided between the nodes Nd2_1 to Nd2_m and the voltage supply line mid, and switch ON and OFF thereof by the switch signal nut.

In the sense amplifier unit 19, the sense amplifiers SA_1 to SA_m amplify the respective potential differences between the voltages of the nodes Nd1_1 to Nd1_m and the voltages of the nodes Nd2_1 to Nd2_m, and output the amplification signals e_1 to e_m. In the latch unit 20, the switch elements SW4_1 to SW4_m are respectively provided on a signal line where the amplification signals e_1 to e_m are propagated, and switch ON and OFF thereof by a trigger signal Tlat.

For example, by turning on the switch elements SW2_1 to SW2_m and turning on the switch elements SW3_1 to SW3_m, the m data lines D1+ to Dm+ and the voltage supply line mid are short-circuited. Accordingly, the voltages of the m data lines D1+ to Dm+ are refreshed to the predetermined voltage mid. In a similar way, by turning on the switch elements SW7_1 to SW7_m and turning on the switch elements SW8_1 to SW8_m, the m data lines D1− to Dm− and the voltage supply line mid are short-circuited. Accordingly, the voltages of the m data lines D1− to Dm− are refreshed to the predetermined voltage mid.

Further, for example, by turning on the switch elements SW2_1 to SW2_m and turning off the switch elements SW3_1 to SW3_m, the m pixel drive voltages VPE which are read out from the m pixels 12 of a row to be inspected to the m data lines D1+ to Dm+ respectively are output to the nodes Nd1_1 to Nd1_m. In a similar way, by turning on the switch elements SW7_1 to SW7_m and turning off the switch elements SW8_1 to SW8_m, the m pixel drive voltages VPE which are read out from the m pixels 12 of a row to be inspected to the m data lines D1− to Dm− respectively are output to the nodes Nd2_1 to Nd2_m. At this time, the sense amplifiers SA_1 to SA_m amplify the respective potential differences between the voltages of the nodes Nd1_1 to Nd1_m and the voltages of the nodes Nd2_1 to Nd2_m, and output the amplification signals e_1 to e_m indicated by the H or L level. Then, the switch elements SW4_1 to SW4_m provided in the latch unit 20 latch the amplification signals e_1 to e_m of the sense amplifiers SA_1 to SA_m, and concurrently output the resulting signals.

(Specific Configuration Example of Sense Amplifier SA_i)

FIG. 10 is a circuit diagram showing a specific configuration example of the sense amplifier SA_i. Note that FIG. 10 also shows a voltage source circuit 30. As shown in FIG. 10, the sense amplifier SA_i includes transistors Trl1 to Tr17. Each of the transistors Tr13 to Tr16 is a P-channel MOS transistor, and each of the transistors Tr11, Tr12, and Tr17 is an N-channel MOS transistor. The voltage source circuit 30 includes transistors Tr21 to Tr25. Each of the transistors Tr21 and Tr24 is a P-channel MOS transistor, and each of the transistors Tr22, Tr23, and Tr25 is an N-channel MOS transistor.

The transistors Tr15 and Tr16 are provided in parallel between the power supply voltage terminal Vdd and the ground voltage terminal Vss, and a voltage of the node N2 is applied to the gates of these transistors Tr15 and Tr16. The transistors Tr13 and Tr14 are provided in series with the transistors Tr15 and Tr16, respectively, and an output voltage Va of the voltage source circuit 30 is applied to the gates of these transistors Tr13 and Tr14. The transistors Tr11 and Tr12 are provided in series with the transistors Tr13 and Tr14, respectively, and a non-inverting input terminal to which the voltage of a node Nd1_i is supplied and an inverting input terminal to which the voltage of a node Nd2_i is supplied are connected to the respective gates of the transistors Tr11 and Tr12. The transistor Tr17 is provided between the transistors Tr11 and Tr12 and the ground voltage terminal Vss, and an output voltage Vb of the voltage source circuit 30 is applied to the gate of the transistor Tr17. The voltage of the node N1 between the transistors Tr11 and Tr13 is inverted by an inverter INV3 m and when output as an amplification signal e_i.

In the voltage source circuit 30, the transistors Tr21 to Tr23 are both diode-connected and are provided in series between the power supply voltage terminal Vdd and the ground voltage terminal Vss. The gate voltages of the transistors Tr21 and Tr22 are output as the voltage Va of the voltage source circuit 30. The transistors Tr24 and Tr25 are both diode-connected and are provided in series between the power supply voltage terminal Vdd and the ground voltage terminal Vss. The gate voltage of the transistor Tr25 is output as the voltage Vb of the voltage source circuit 30.

Note that the configuration of the sense amplifier SA_i is not limited to the configuration shown in FIG. 10 and may be changed as appropriate to another configuration that can achieve similar functions and a configuration of a sense amplifier with a higher gain and a high performance.

The shift register circuit 21, which has a dynamic shift register configuration, receives the amplification signals e_1 to e_m concurrently output from the latch unit 20 and sequentially outputs them one by one in series as an inspection signal (detection signal) TOUT.

FIG. 11 is a diagram showing the shift register circuit 21 provided in the liquid crystal display apparatus 1 in more detail. The shift register circuit 21 includes inverters INV1_1 to INV1_m, inverters INV2_ to INV2_m, switch elements SW5_1 to SW5_m, switch elements SW6_1 to SW6_m, and a buffer BF1.

In the shift register circuit 21, m combination sets of the switch element SW5_i, the inverter INV1_i, the switch element SW6_i, and the inverter INV2_i which are connected in series are provided in series between the ground voltage terminal Vss and the output terminal OUT. The buffer BF1 is provided in the stage subsequent to the inverter INV2_m. The amplification signals e_1 to e_m concurrently output from the latch unit 20 are respectively supplied to the output terminals of the inverters INV1_1 to INV1_m. Note that the switch elements SW5_1 to SW5_m switch ON and OFF thereof by a clock signal TCK. Further, the switch elements SW6_1 to SW6_m switch ON and OFF thereof complimentarily with the switch elements SW5_1 to SW5_m by a clock signal TCKb. The configuration of the shift register circuit 21 is not limited to the configuration shown in FIG. 11 and may be changed as appropriate to another configuration that can achieve similar functions.

(Operation of Liquid Crystal Display Apparatus 1 in Pixel Inspection Mode)

Next, an operation of the liquid crystal display apparatus 1 in the pixel inspection mode will be described.

As already described above, FIG. 8 is a diagram showing a configuration example of the pixels 12 and circuits provided near these pixels provided in the liquid crystal display apparatus 1. Note that the pixel 12 in the j-th row and the i-th column out of the pixels 12 of n rows×m columns and circuits provided near these pixels are shown in the example shown in FIG. 8. Further, FIG. 12 is a timing chart showing an operation of the liquid crystal display apparatus 1 in the pixel inspection mode.

In the pixel inspection mode, first, a video signal for inspection is written from the m pixels 12 in the first row to the m pixels 12 of the n-th row one row at a time in series. The operation in this case is basically similar to the operation of writing the video signal in the image display mode. In this case, an H level mode switch signal MD is externally supplied. Accordingly, the scan pulses of n rows which are successively output from the vertical shift register and level shifter 15 one row at a time are supplied to the row scan lines G1 to Gn, respectively. Therefore, for example, the transistors Tr1 and Tr2 provided in each of the pixels 12 in the j-th row are temporarily turned on since the scan pulse is supplied to the row scan line Gj (time t1). As a result, the voltages of the corresponding positive-polarity and negative-polarity video signals are accumulated and held in the holding capacitors Cs1 and Cs2 provided in each of the pixels 12 in the j-th row. On the other hand, the transistors Tr9 and Tr10 provided in each of the pixels 12 maintain the OFF state.

Next, the video signal which has been written from the m pixels 12 in the first row to the m pixels 12 of the n-th row one row at a time is read out. At this time, the mode switch signal MD externally supplied is switched from the H level to the L level. Further, at this time, the switch elements SW1+, SW1− to SWm+, and SWm− provided in the analog switch unit 17 are all turned off.

First, by making the switch signal KSW active (e.g., the H level), the switch elements SW2_1 to SW2_m and SW7_1 to SW7_m are switched from off to on (time t2). Accordingly, the respective non-inverting input terminals of the sense amplifiers SA_1 to SA_m and the data lines D1+ to Dm+ are made conductive, and the respective inverting input terminals of the sense amplifiers SA_1 to SA_m and the data lines D1− to Dm− are made conductive.

After that, the switch signal nut is temporarily made active (e.g., the H level), whereby the switch elements SW3_1 to SW3_m and SW8_1 to SW8_m are temporarily turned on (time t3). Accordingly, the data lines D1+ to Dm+ and the voltage supply line mid are short-circuited, whereby the voltages of the data lines D1+ to Dm+ are refreshed to a predetermined voltage mid. Further, since the data lines D1− to Dm− and the voltage supply line mid are short-circuited, the voltages of the data lines D1− to Dm− are refreshed to a predetermined voltage mid.

Next, the positive-polarity video signal written in the holding capacitor Cs1 of the pixel 12 to be inspected is read out to the data line Di+. At this time, an H level mode switch signal TMD is externally supplied.

First, the positive-side transistor Tr5 of each pixel 12 in the j-th row to be inspected is turned on by making the gate control signal S+ active (H level) (time t4). At this time, by making the gate control signal B active (L level), the source follower buffer composed of the transistors Tr3 and Tr7 of each pixel 12 is operated. As a result, the voltage of the positive-polarity video signal held in the holding capacitor Cs1 is charged in the pixel drive electrode PE of each pixel 12 in the j-th row.

After that, the scan pulse of the j-th row to be inspected out of the scan pulses of n rows which are sequentially output from the vertical shift register and level shifter 15 one row at a time is supplied to the switch selection line for reading TGj+. As a result, the transistor Tr9 provided in each pixel 12 in the j-th row is temporarily turned on by supplying the scan pulse to the switch selection line for reading TGj+ (time t5). Therefore, the pixel drive electrodes PE provided in them pixels 12 of the j-th row and the data lines D1+ to Dm+ are made conductive, respectively. As a result, the positive-side voltages VPE of these m pixel drive electrodes PE are read out and held in the data lines D1+ to Dm+, respectively.

Here, since all the switches of the analog switch unit 17 are controlled to be turned off, the wiring capacity of the common wiring Dcom+ of about 5 pF is not added to the data line Di+, and only the wiring capacity of pixels 12 of n rows is added. In the case of FHD, for example, only the wiring capacity of about 1 pF for 1080 pixels is added to the data line Di+. Therefore, in the liquid crystal display apparatus 1, the source follower buffer (Tr3 and Tr7) provided in the pixel 12 in the j-th row and the i-th column to be inspected is not affected by the wiring capacity of the common wiring Dcom+. Therefore, it is sufficient only to drive the capacity of about one sixth in terms of a capacity as compared to the case of the liquid crystal display apparatus 50. Further, this source follower buffer (Tr3 and Tr7) is not affected by the wiring resistance of the common wiring Dcom+. Therefore, the time required to stabilize the pixel drive voltage VPE to a level substantially equal to the voltage held in the holding capacitor Cs2 by the source follower buffer (Tr4 and Tr8) provided in the pixel 12 to be inspected can be shortened to about one tenth as compared with the case of the liquid crystal display apparatus 50.

After that, both the gate control signal S+ and the switch selection signal for reading TGj+ become inactive (L level). As a result, the transistors Tr5 and Tr9 are turned off (time t6).

Next, the negative-polarity video signal written in the holding capacitor Cs2 of the pixel 12 to be inspected is read out to the data line Di−. At this time, the L level mode switch signal TMD is externally supplied. Note that the switch elements SW1+, SW1− to SWm+, and SWm− provided in the analog switch unit 17 are all controlled to be off.

First, by making the gate control signal S− active (H level), the negative-side transistor Tr6 of each pixel 12 in the j-th row to be inspected is turned on (time t7). Note that the gate control signal B is maintained to be in an active (L level) state, so that the source follower buffer composed of the transistors Tr4 and Tr8 of each pixel 12 is in an operable state. Therefore, the pixel drive electrode PE of each pixel 12 in the j-th row is charged with the voltage of the negative-polarity video signal held in the holding capacitor Cs2.

After that, the scan pulse of the j-th row to be inspected out of the scan pulses of n rows sequentially output from the vertical shift register and level shifter 15 one row at a time is supplied to the switch selection line for reading TGj−. As a result, the transistor Tr10 provided in each pixel 12 of the j-th line is temporarily turned on by supplying a scan pulse to the switch selection line for reading TGj− (time t8). Therefore, each of the pixel drive electrodes PE provided in the m pixels 12 of the j-th row and the data lines D1− to Dm− is set to a conductive state. As a result, the negative-polarity voltages VPE of these m pixel drive electrodes PE are read out and held into the data lines D1− to Dm−, respectively.

Here, since all the switches of the analog switch unit 17 are controlled to be off, the wiring capacity of about 5 pF of the common wiring Dcom− is not added to the data line Di−, and only the wiring capacity of the pixels 12 of n rows is added to the data line Di−. For example, in the case of FHD, only the wiring capacity of about 1 pF for 1080 pixels is added to the data line Di−. Therefore, in the liquid crystal display apparatus 1, the source follower buffer (Tr4, Tr8) provided in the pixel 12 in the j-th row and the i-th column to be inspected is not affected by the wiring capacity of the common wiring Dcom−, so that it is sufficient only to drive the capacity of about one sixth in terms of a capacity as compared to the case of the liquid crystal display apparatus 50. Further, the source follower buffer (Tr4, Tr8) is not affected by the wiring resistance of the common wiring Dcom−. Therefore, the time required to stabilize the pixel drive voltage VPE to a level substantially equal to the level of the voltage held in the holding capacity Cs2 by the source follower buffer (Tr4, Tr8) provided in the pixel 12 to be inspected is shortened to about one tenth as compared with the case of the liquid crystal display apparatus 50.

After that, each of the gate control signal S− and the switch selection signal for reading TGj becomes inactive (L level). Accordingly, the transistors Tr6 and Tr10 are turned off (time t9).

The m positive-polarity pixel drive voltages VPE read out to the respective data lines D1+ to Dm+ are supplied to the non-inverting input terminals of the sense amplifiers SA_1 to SA_m, respectively. The m negative-polarity pixel drive voltages VPE read out to the respective data lines D1− to Dm− are supplied to the inverting input terminals of the sense amplifiers SA_1 to SA_m, respectively.

The sense amplifiers SA_1 to SA_m amplify the respective potential differences between the m positive-polarity pixel drive voltages VPE read out from the m pixels 12 in the j-th row to the data lines D1+ to Dm+ respectively and the m negative-polarity pixel drive voltages VPE read out from the m pixels 12 in the j-th row to the data lines D1− to Dm− respectively, and output the amplification signals e_1 to e_m indicated by the H level or the L level.

For example, when the positive-polarity pixel drive voltage VPE of 2.6 V is read out from the pixel 12 in the j-th row and the i-th column to the data line Di+, and the negative-polarity pixel drive voltage of 2.4 V is read out from the pixel 12 in the j-th row and the i-th column to the data line Di−, the sense amplifier SA_i outputs the H level amplification signal e_i. On the other hand, when the positive-polarity pixel drive voltage VPE of 2.4 V is read out from the pixel 12 in the j-th row and the i-th column to the data line Di+, and the negative-polarity pixel drive voltage VPE of 2.6 V is read out from the pixel 12 in the j-th row and the i-th column to the data line Di−, the sense amplifier SA_i outputs the L level amplification signal e_i.

The switch elements SW4_1 to SW4_m provided in the latch unit 20 concurrently output amplification signals e_1 to e_m of the sense amplifiers SA_1 to SA_m at a timing when the trigger signal Tlat has temporarily become active (time t10).

After that, the shift register circuit 21 receives the amplification signals e_1 to e_m concurrently output from the latch unit 20 and outputs them as an inspection signal TOUT one by one in series (time t11).

An inspection apparatus (not shown) provided outside the liquid crystal display apparatus 1 compares the value of the inspection signal TOUT with an expected value, thereby detecting a failure (defect, deterioration in characteristics or the like) of the m pixels 12 in the j-th row to be inspected. The above inspection is performed from the m pixels 12 in the first row to the m pixels 12 in the n-th row one by one in series.

As described above, the liquid crystal display apparatus 1 according to this embodiment includes, besides the path for writing the video signal into the pixel 12, the path for reading out the video signal from the pixel 12. Further, when the video signal written into the pixel 12 to be inspected is read out, a part of the path for writing the video signal into the pixel 12 is electrically separated from the data line. Accordingly, with the liquid crystal display apparatus 1 according to this embodiment, for example, it is not required to excessively charge the wiring capacities of the common wiring Dcom+ and Dcom− when the video signal written into the pixel 12 to be inspected is read out, whereby it is possible to reduce the time required to stabilize the pixel drive voltage VPE by the source follower buffer of each of the pixels 12, as a result of which the inspection of the pixels 12 by the inspection apparatus can be quickly executed.

Further, in the liquid crystal display apparatus 1 according to this embodiment, it is possible to inspect leakage of the charge accumulated in the holding capacitors Cs1 and Cs2 provided in each of the pixels 12.

Now, an N-type diffusion layer that forms the drain of the transistor Tr1 and a P-well form a PN junction. Therefore, if a defect occurs in the PN junction part during a manufacturing process, it is possible that the charge accumulated in the holding capacitor Cs1 may be leaked to the P-well via the PN junction part. This may cause the voltage of the holding capacitor Cs1 to be gradually decreased toward the ground voltage level. In a similar way, an N-type diffusion layer that forms the drain of the transistor Tr2 and the P-well form a PN junction. Therefore, if a defect occurs in the PN junction part during the manufacturing process, it is possible that the charge accumulated in the holding capacitor Cs2 may be leaked to the P-well via the PN junction part. This may cause the voltage of the holding capacitor Cs2 to be gradually decreased toward the ground voltage level. In this case, pixel defects may occur in an image displayed on a liquid crystal display panel (a display screen of the image display unit 11).

Therefore, in the liquid crystal display apparatus 1 according to this embodiment, when the leakage of the charge accumulated in the holding capacitors Cs1 and Cs2 provided in each of the pixels 12 is inspected, the time from the time when the positive-polarity video signal is written into the holding capacitor Cs1 of the pixel 12 to be inspected to the time when the video signal written into the holding capacitor Cs1 is read out is made longer than that in the case where the normal inspection is performed. In a similar way, the time from the time when the negative-polarity video signal is written into the holding capacitor Cs2 of the pixel 12 to be inspected to the time when the video signal written into the holding capacitor Cs2 is read out is made longer than that in the case where the normal inspection is performed.

According to the above configuration, when the charge in the holding capacitor Cs1 is leaked, the voltage held in the holding capacitor Cs1 decreases with lapse of time. Therefore, this decreased voltage is directly output as the pixel drive voltage VPE by the source follower buffer (Tr3 and Tr7). In a similar way, when the charge in the holding capacitor Cs2 is leaked, the voltage held in the holding capacitor Cs2 decreases with lapse of time. Therefore, this decreased voltage is directly output as the pixel drive voltage VPE by the source follower buffer (Tr4 and Tr8).

When the leakage of the charge in the holding capacitor Cs1 provided in the pixel 12 to be inspected is inspected, for example, the expected value of the positive-polarity pixel drive voltage VPE read out from the holding capacitor Cs1 is set to 2.6 V, and the expected value of the negative-polarity pixel drive voltage VPE read out from the holding capacitor Cs2 is set to 2.5 V. Accordingly, when, for example, the charge in the holding capacitor Cs1 provided in the pixel 12 to be inspected is not leaked, the positive-polarity pixel drive voltage VPE read out from this pixel 12 indicates 2.6 V, and therefore the output of the sense amplifier indicates the H level, which indicates that the pixel 12 to be inspected is normal. On the other hand, when the charge in the holding capacitor Cs1 of the pixel 12 to be inspected is leaked, the positive-polarity pixel drive voltage VPE read out from this pixel 12 indicates a value (e.g., 2.4 V) lower than the expected value, and therefore the output of the sense amplifier indicates the L level, which indicates that the charge in the holding capacitor Cs1 provided in the pixel 12 to be inspected is leaked. After that, by repeating the fine adjustment and the inspection of the expected value of the positive-polarity pixel drive voltage VPE, the leakage amount of the holding capacitor Cs1 can be specified.

In a similar way, when the leakage of the charge in the holding capacitor Cs2 provided in the pixel 12 to be inspected is inspected, for example, the expected value of the positive-polarity pixel drive voltage VPE read out from the holding capacitor Cs1 is set to 2.5 V and the expected value of the negative-polarity pixel drive voltage VPE read out from the holding capacitor Cs2 is set to 2.6 V. Accordingly, when, for example, the charge in the holding capacitor Cs2 provided in the pixel 12 to be inspected is not leaked, the negative-polarity pixel drive voltage VPE read out from this pixel 12 indicates 2.6 V, and therefore the output of the sense amplifier indicates the L level, which indicates that the pixel 12 to be inspected is normal. On the other hand, when the charge in the holding capacitor Cs2 of the pixel 12 to be inspected is leaked, the negative-polarity pixel drive voltage VPE read out from this pixel 12 indicates a value (e.g., 2.4 V) lower than the expected value, and therefore the output of the sense amplifier indicates the H level, which indicates that the charge in the holding capacitor Cs2 provided in the pixel 12 to be inspected is leaked. After that, by repeating the fine adjustment and the inspection of the expected value of the negative-polarity pixel drive voltage VPE, the leakage amount of the holding capacitor Cs2 can be specified.

As described above, in the liquid crystal display apparatus 1, it is possible to inspect leakage of the holding capacitors Cs1 and Cs2 provided in each of the pixels 12.

Note that when the leakage amounts of the holding capacitors Cs1 and Cs2 and a place where the leakage has occurred can be specified, it is possible to correct the leakage amounts thereof in the normal operation. According to this procedure, it is possible to correct chips that would otherwise have been discarded and use the corrected chips, whereby it is possible to improve the yield.

Further, since a PAD that has been added for a probe test (e.g., PAD to which signals TCK, TCKb, Tlat, nut, mid, KSW, and TOUT are externally supplied) is not used after the inspection, for example, this PAD is pulled down or pulled up to initialize and fix the pixel inspection circuit. Accordingly, even in a state in which the PAD that has been added for the probe test is floated since no signal voltage is externally input, the pixel inspection circuit is able to prevent an unintended operation and an unintended leakage current.

As described above, the liquid crystal display apparatus 1 according to this embodiment is able to not only quickly inspect whether or not each of the transistors Tr1 to Tr10 and the holding capacitors Cs1 and Cs2 that compose the pixel 12 to be inspected is normally operated, but also specify the leakage amounts of the holding capacitors Cs1 and Cs2.

Further, in the liquid crystal display apparatus 1 according to this embodiment, the inspection on the positive side and the inspection on the negative side of the pixel 12 to be inspected can be concurrently performed, whereby it is possible to further increase the inspection speed as compared with the case in which the inspection on the positive side and the inspection on the negative side are separately performed.

Further, the liquid crystal display apparatus 1 according to this embodiment performs both the operation of writing the video signal into the pixel 12 and the operation of reading the video signal from the pixel 12 in the pixel inspection mode. Therefore, it is possible not only to inspect the pixels 12, but also inspect whether the circuits provided near these pixels are normally operated. Note that it is needless to say that the pixel inspection method of the liquid crystal display apparatus 1 according to this embodiment may be used in combination with another inspection method.

According to the present embodiments, there can be provided a liquid crystal display device and a method of inspecting pixels thereof which can quickly execute inspection of pixels. 

What is claimed is:
 1. A liquid crystal display device comprising: a plurality of pixels; a plurality of first data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of second data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of first switch elements configured to switch whether or not to supply a positive-polarity video signal to each of the plurality of first data lines and switch whether or not to supply a negative-polarity video signal to each of the plurality of second data lines; and a plurality of sense amplifiers for amplifying potential differences between a plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines and a plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines and output resulting voltages as a plurality of detection signals, wherein each of the pixels comprises: a first sample and hold circuit for sampling and holding the positive-polarity video signal supplied to the corresponding first data line; a second sample and hold circuit for sampling and holding the negative-polarity video signal supplied to the corresponding second data line; a liquid crystal display element including a pixel drive electrode, a common electrode, and liquid crystal sealed therebetween; a selection unit for selectively applying the voltage of the positive-polarity video signal held by the first sample and hold circuit and the voltage of the negative-polarity video signal held by the second sample and hold circuit to the pixel drive electrode; a first switch transistor for switching whether the voltage applied from the first sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding first data line as the positive-polarity pixel drive voltage; and a second switch transistor for switching whether the voltage applied from the second sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding second data line as the negative-polarity pixel drive voltage.
 2. The liquid crystal display device according to claim 1, further comprising: a first source follower buffer for outputting the voltage of the positive-polarity polarity video signal held by the first sample and hold circuit; and a second source follower buffer for outputting the voltage of the negative-polarity video signal held by the second sample and hold circuit, wherein the selection unit is configured to selectively apply respective output voltages of the first and second source follower buffers to the pixel drive electrode.
 3. The liquid crystal display device according to claim 1, further comprising: a plurality of second switch elements for supplying a predetermined voltage to each of the plurality of first data lines before the plurality of positive-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective first data lines; and a plurality of third switch elements for supplying the predetermined voltage to each of the plurality of second data lines before the plurality of negative-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines.
 4. The liquid crystal display device according to claim 2, further comprising: a plurality of second switch elements for supplying a predetermined voltage to each of the plurality of first data lines before the plurality of positive-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective first data lines; and a plurality of third switch elements for supplying the predetermined voltage to each of the plurality of second data lines before the plurality of negative-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines.
 5. The liquid crystal display device according to claim 1, further comprising a driver that controls to turn on the plurality of first switch elements and turn off the first and second switch transistors provided in each of the pixels when the video signal is written and to selectively turn on the first and second switch transistors provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off when the video signal is read out.
 6. The liquid crystal display device according to claim 2, further comprising a driver that controls to turn on the plurality of first switch elements and turn off the first and second switch transistors provided in each of the pixels when the video signal is written and to selectively turn on the first and second switch transistors provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off when the video signal is read out.
 7. The liquid crystal display device according to claim 3, further comprising a driver that controls to turn on the plurality of first switch elements and turn off the first and second switch transistors provided in each of the pixels when the video signal is written and to selectively turn on the first and second switch transistors provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off when the video signal is read out.
 8. The liquid crystal display device according to claim 4, further comprising a driver that controls to turn on the plurality of first switch elements and turn off the first and second switch transistors provided in each of the pixels when the video signal is written and to selectively turn on the first and second switch transistors provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off when the video signal is read out.
 9. A pixel inspection method for a liquid crystal display device comprising: a plurality of pixels; a plurality of first data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of second data lines provided so as to correspond to respective columns of the plurality of pixels; a plurality of first switch elements for switching whether or not to supply a positive-polarity video signal to each of the plurality of first data lines and switch whether or not to supply a negative-polarity video signal to each of the plurality of second data lines; and a plurality of sense amplifiers for amplifying potential differences between a plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines and a plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines and output resulting voltages as a plurality of detection signals, wherein each of the pixels comprises: a first sample and hold circuit for sampling and holding the positive-polarity video signal supplied to the corresponding first data line; a second sample and hold circuit for sampling and holding the negative-polarity video signal supplied to the corresponding second data line; a liquid crystal display element including a pixel drive electrode, a common electrode, and liquid crystal sealed therebetween; a selection unit for selectively applying the voltage of the positive-polarity video signal held by the first sample and hold circuit and the voltage of the negative-polarity video signal held by the second sample and hold circuit to the pixel drive electrode; a first switch transistor for switching whether the voltage applied from the first sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding first data line as the positive-polarity pixel drive voltage; and a second switch transistor for switching whether the voltage applied from the second sample and hold circuit to the pixel drive electrode via the selection unit is output to the corresponding second data line as the negative-polarity pixel drive voltage, the method comprising: turning on the plurality of first switch elements in a state where the first and second switch transistors provided in each of the pixels are turned off, thereby supplying the positive-polarity video signal to each of the plurality of first data lines and supplying the negative-polarity video signal to each of the plurality of second data lines; writing the positive-polarity video signal from the plurality of respective first data lines to the plurality of pixels of the row to be inspected and writing the negative-polarity video signal from the plurality of respective second data lines to the plurality of pixels of the row to be inspected; turning on the first switch transistor provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off, thereby reading out the plurality of positive-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective first data lines; turning on the second switch transistor provided in each of the pixels of the row to be inspected in a state where the plurality of first switch elements are turned off, thereby reading out the plurality of negative-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective second data lines; amplifying the respective potential differences between the plurality of positive-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective first data lines and the plurality of negative-polarity pixel drive voltages read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines using the plurality of sense amplifiers, and outputting resulting voltages as a plurality of detection signals; and detecting whether there is a failure in the plurality of pixels of the row to be inspected based on the plurality of detection signals output from the plurality of respective sense amplifiers.
 10. The pixel inspection method for a liquid crystal display device according to claim 9, wherein the liquid crystal display device further comprises: a first source follower buffer for outputting the voltage of the positive-polarity video signal held by the first sample and hold circuit; and a second source follower buffer for outputting the voltage of the negative-polarity video signal held by the second sample hold circuit, wherein the selection unit is configured to selectively apply output voltages of the first and second source follower buffers to the pixel drive electrode.
 11. The pixel inspection method for a liquid crystal display device according to claim 9, wherein the liquid crystal display device further comprises: a plurality of second switch elements for switching whether or not to supply a predetermined voltage to each of the plurality of first data lines; and a plurality of third switch elements for switching whether or not to supply the predetermined voltage to each of the plurality of second data lines, wherein the plurality of second switch elements are turned on before the plurality of positive-polarity pixel drive voltages are read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines, thereby supplying the predetermined voltage to each of the plurality of first data lines, the plurality of third switch elements are turned on before the plurality of negative-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines, thereby supplying the predetermined voltage to each of the plurality of second data lines, the first switch transistor provided in each of the pixels of the row to be inspected is turned on in a state where the plurality of second switch elements are turned off and the plurality of third switch elements are turned off in addition to a state where the plurality of first switch elements are turned off, thereby reading out the plurality of positive-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective first data lines, and the second switch transistor provided in each of the pixels of the row to be inspected is turned on in a state where the plurality of second switch elements are turned off and the plurality of third switch elements are turned off in addition to a state where the plurality of first switch elements are turned off, thereby reading out the plurality of negative-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective second data lines.
 12. The pixel inspection method for a liquid crystal display device according to claim 10, wherein the liquid crystal display device further comprises: a plurality of second switch elements for switching whether or not to supply a predetermined voltage to each of the plurality of first data lines; and a plurality of third switch elements for switching whether or not to supply the predetermined voltage to each of the plurality of second data lines, wherein the plurality of second switch elements are turned on before the plurality of positive-polarity pixel drive voltages are read out from the plurality of pixels of a row to be inspected to the plurality of respective first data lines, thereby supplying the predetermined voltage to each of the plurality of first data lines, the plurality of third switch elements are turned on before the plurality of negative-polarity pixel drive voltages are read out from the plurality of pixels of the row to be inspected to the plurality of respective second data lines, thereby supplying the predetermined voltage to each of the plurality of second data lines, the first switch transistor provided in each of the pixels of the row to be inspected is turned on in a state where the plurality of second switch elements are turned off and the plurality of third switch elements are turned off in addition to a state where the plurality of first switch elements are turned off, thereby reading out the plurality of positive-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective first data lines, and the second switch transistor provided in each of the pixels of the row to be inspected is turned on in a state where the plurality of second switch elements are turned off and the plurality of third switch elements are turned off in addition to a state where the plurality of first switch elements are turned off, thereby reading out the plurality of negative-polarity pixel drive voltages from the plurality of pixels of the row to be inspected to the plurality of respective second data lines. 